

Debug!t - Automated Debugging for Chip Design

solvertec enables Register Transfer Level (RTL) designers to accelerate the process of functional verification of complex chip designs by orders of magnitude through automatically detecting the sources of design errors and providing a seamless approach of fixing them, thus improving the predictability of the design schedule.

Debug!t picks up where verification tools leave off. **Debug!t** performs full automated root cause analysis of the HDL code and a failing trace. Just load a design into **Debug!t** and import a log file that contains the failing and expected behavior to connect the verification output with **Debug!t**. By simply clicking the **Debug!t** button, **Debug!t** computes the sources of a design error (bug locations) and thereby reduces the input-cone to only those HDL statements that are relevant for the bug fix. At the same time, for each bug location an explanation is given together with hints how to fix the bug.

Highlights:

- Pinpoints sources of design errors in RTL
- Gives textual and visual explanations
- Provides hints to fix
- Integrates seamlessly into existing flows
- Increases productivity
- Eliminates hard-to-fix bug uncertainties
- Secures schedule predictability
- Accelerates time-to-market

The screenshot displays the Debug!t application interface. On the left, a signal viewer shows a failing signal: `/stat/C` at time 8105, with an actual value of 0 and an expected value of 1. The main area shows a circuit diagram of a control unit with a red box highlighting a specific component. On the right, the HDL code for `control_unit.vhd` is shown, with a callout box highlighting a specific `if` statement at line 89. The callout provides the following analysis and suggestions:

```

This IF statement forwards the wrong value. The options for fixing are:
1. The THEN branch has the correct value. Change the condition to activate it:
  • change the value of is_arithmetic AND reset = '1' to be 1
  • change the value of reset = '1' to be 1
  • change the value of reset to be 1
  • change the value of '1' to be 0
2. Change the ELSE branch to the correct value
  
```

The code snippet shows:

```

80 process(instr, reset) is
81   variable Linstrcomp_stat_we : unsigned(15 downto 0);
82   variable is_arithmetic : Boolean;
83   variable is_arithmetic_and_logic : Boolean;
84   begin
85     Linstrcomp_stat_we := instr;
86
87     -- enable C write for arithmetic instructions
88     is_arithmetic := (Linstrcomp_stat_we(14) = '0') AND (Linstrcomp_stat_we(13) = '1');
89     if (is_arithmetic AND reset = '1') then
90       C_we <= '1';
91     else
92       C_we <= '0';
93     end if;
94
95     -- enable Z write for arithmetic and logic instructions
96     is_arithmetic_and_logic := (Linstrcomp_stat_we(14) = '0');
97     if (is_arithmetic_and_logic AND reset = '0') then
98       Z_we <= '1';
99     else
100      Z_we <= '0';
101     end if;
102   end process;
103
104 process(instr) is
105   variable Linstrcomp_reg_addw : unsigned(15 downto 0);
106   variable tmpcomp_reg_addw : unsigned(2 downto 0);
  
```

At the bottom, a wave viewer shows the timing of `/reset`, `/C we`, and `/cu/process 80/is arithmetic` signals.

Debug!t: Automated RTL design error root cause analysis that seamlessly fits into existing verification flows

Contact:

Embedded World 2014: Hall 4, Booth 4-614

Daniel Große | solvertec GmbH | Anne-Conway-Str. 1 | 28359 Bremen

Phone: +49 421 40 89 84 51 | E-mail: grosse@solvertec.de | Web: www.solvertec.de | Twitter: [@solvertecEDA](https://twitter.com/solvertecEDA)